JPH0531769B2 - - Google Patents

Info

Publication number
JPH0531769B2
JPH0531769B2 JP60295107A JP29510785A JPH0531769B2 JP H0531769 B2 JPH0531769 B2 JP H0531769B2 JP 60295107 A JP60295107 A JP 60295107A JP 29510785 A JP29510785 A JP 29510785A JP H0531769 B2 JPH0531769 B2 JP H0531769B2
Authority
JP
Japan
Prior art keywords
data
logic
bit
leading
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60295107A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62150427A (ja
Inventor
Makoto Yoshida
Tomoji Nukyama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP60295107A priority Critical patent/JPS62150427A/ja
Priority to US06/946,214 priority patent/US4794557A/en
Publication of JPS62150427A publication Critical patent/JPS62150427A/ja
Publication of JPH0531769B2 publication Critical patent/JPH0531769B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
    • G06F5/012—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising in floating-point computations

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
JP60295107A 1985-12-24 1985-12-24 浮動小数点正規化桁合せ回路 Granted JPS62150427A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP60295107A JPS62150427A (ja) 1985-12-24 1985-12-24 浮動小数点正規化桁合せ回路
US06/946,214 US4794557A (en) 1985-12-24 1986-12-24 Floating-point normalizing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60295107A JPS62150427A (ja) 1985-12-24 1985-12-24 浮動小数点正規化桁合せ回路

Publications (2)

Publication Number Publication Date
JPS62150427A JPS62150427A (ja) 1987-07-04
JPH0531769B2 true JPH0531769B2 (en]) 1993-05-13

Family

ID=17816385

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60295107A Granted JPS62150427A (ja) 1985-12-24 1985-12-24 浮動小数点正規化桁合せ回路

Country Status (2)

Country Link
US (1) US4794557A (en])
JP (1) JPS62150427A (en])

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4926369A (en) * 1988-10-07 1990-05-15 International Business Machines Corporation Leading 0/1 anticipator (LZA)
US4947358A (en) * 1989-03-20 1990-08-07 Digital Equipment Corporation Normalizer for determining the positions of bits that are set in a mask
US5040138A (en) * 1989-08-02 1991-08-13 Cyrix Corporation Circuit for simultaneous arithmetic calculation and normalization estimation
US5144570A (en) * 1989-08-02 1992-09-01 Cyrix Corporation Normalization estimator
JP2831729B2 (ja) * 1989-09-30 1998-12-02 株式会社東芝 プライオリティエンコーダおよび浮動小数点正規化装置
US5111415A (en) * 1989-11-06 1992-05-05 Hewlett-Packard Company Asynchronous leading zero counter employing iterative cellular array
JP2757671B2 (ja) * 1992-04-13 1998-05-25 日本電気株式会社 プライオリティエンコーダおよび浮動小数点加減算装置
US5568410A (en) * 1994-09-29 1996-10-22 International Business Machines Corporation Method and apparatus for determining the amount of leading zeros or ones in a binary data field
US5764549A (en) * 1996-04-29 1998-06-09 International Business Machines Corporation Fast floating point result alignment apparatus
KR100727732B1 (ko) * 2001-01-31 2007-06-13 마츠시타 덴끼 산교 가부시키가이샤 복호 장치, 기지국 장치, 통신 단말 장치 및 복호 방법
US8527572B1 (en) 2009-04-02 2013-09-03 Xilinx, Inc. Multiplier architecture utilizing a uniform array of logic blocks, and methods of using the same
US9002915B1 (en) 2009-04-02 2015-04-07 Xilinx, Inc. Circuits for shifting bussed data
US8706793B1 (en) * 2009-04-02 2014-04-22 Xilinx, Inc. Multiplier circuits with optional shift function
US9411554B1 (en) 2009-04-02 2016-08-09 Xilinx, Inc. Signed multiplier circuit utilizing a uniform array of logic blocks

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4335372A (en) * 1980-03-28 1982-06-15 Motorola Inc. Digital scaling apparatus
GB2115190B (en) * 1982-02-10 1985-11-20 Singer Co Data word normalisation
US4553220A (en) * 1983-05-19 1985-11-12 Gti Corporation Matrix multiplier with normalized output

Also Published As

Publication number Publication date
US4794557A (en) 1988-12-27
JPS62150427A (ja) 1987-07-04

Similar Documents

Publication Publication Date Title
US4675809A (en) Data processing system for floating point data having a variable length exponent part
US4807172A (en) Variable shift-count bidirectional shift control circuit
US4707800A (en) Adder/substractor for variable length numbers
JPH0531769B2 (en])
US4761760A (en) Digital adder-subtracter with tentative result correction circuit
EP0328063A2 (en) Absolute value calculating circuit having a single adder
EP0427464B1 (en) Asychronous leading zero counter employing iterative cellular array
JPS6398729A (ja) バレルシフタ
US5027310A (en) Carry chain incrementer and/or decrementer circuit
US5671166A (en) Barrel shifter for combining pieces of data into a piece of combined data and shifting the combined data
US6715066B1 (en) System and method for arranging bits of a data word in accordance with a mask
WO2002049038A1 (en) Relational content addressable memory
US5539332A (en) Adder circuits and magnitude comparator
JPS59226923A (ja) バスインタ−フエ−ス装置
US4349888A (en) CMOS Static ALU
JPS62157943A (ja) ３つのバイナリ・ワ−ドを加算する回路
US5491803A (en) Response resolver for associative memories and parallel processors
US5771268A (en) High speed rotator with array method
JPS5814691B2 (ja) ２進加算回路
US5307061A (en) Absolute value circuit
EP1081590A1 (en) An incrementer/decrementer having a reduced fan-out architecture
JPH026683Y2 (en])
JP2761558B2 (ja) ビット検索装置
KR840001406A (ko) 디지탈 휠터 회로
JP2552028B2 (ja) 加算器

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term